Welcome to the Lab Web Page for:
CENG 465 / ELEC 543
DIGITAL VLSI SYSTEMS
Lab Information
Team
Location
Schedule
Lab Assignments
Baugh-Wooley multiplier
Adders
DC motor
Traffic-light controller
Lab Report Guidelines
Due date
Report contents
Code style
Lab Report Grading Scheme
Groups
Student collaboration
Mark division
Demonstration
Report marking
Lab Tools
Introducing Synopsys
Synopsys tutorial
Taking simulation snapshots
Lab Resources
VHDL quick reference card
1164 packages quick reference card
Writing testbenches
VHDL resources
Return back to the course home page.
